此页面上的内容需要较新版本的 Adobe Flash Player。

获取 Adobe Flash Player

An FPGA-based LDPC decoder with optimized scale factor of NMS decoding algorithm


LI Jinming, ZHAGN Pingping, WANG Lanzhu, WANG Guodong


(School of Instruments and Electronics, North University of China, Taiyuan 030051, China)


Abstract: Considering that the hardware implementation of the normalized minimum sum ( NMS ) decoding algorithm for low-density parity-check ( LDPC ) code is difficult due to the uncertainty of scale factor, an NMS decoding algorithm with variable scale factor is proposed for the near-earth space LDPC codes (8 177,7 154) in the consultative committee for space data systems ( CCSDS ) standard. The shift characteristics of field programmable gate array (FPGA) is used to optimize the quantization data of check nodes, and finally the function of LDPC decoder is realized. The simulation and experimental results show that the designed FPGA-based LDPC decoder adopts the scaling factor in the NMS decoding algorithm to improve the decoding performance, simplify the hardware structure, accelerate the convergence speed and improve the error correction ability.


Key words: LDPC code; NMS decoding algorithm; variable scale factor; quantizationReferences


References


[1]GALLAGER R. Low-density parity-check codes. IRE Transactions on Information Theory, 1962, 8(1): 21-28.

[2]CHUNG Y, FORNEY G D, RICHARDSON T J, et al. On the design of low-density parity-check codes within 0.004 5 dB of the Shannon limit. IEEE Communications Letters, 2001, 5(2): 58-60.

[3]MACKAY D J C, NEAL R M. Near Shannon limit performance of low density parity check codes. Electronics Letters, 1997, 33(6): 457-458.

[4]HAN C. Research on encoding and decoding algorithm of deep space communication channel facing CCSDS standard. Harbin: Harbin Institute of Technology, 2013.

[5]HOU Y, LIU R K, PENG H, et al. GPU high-speed decoding architecture for LDPC code in space communication. Acta Aeronauticaet Astronautica Sinica, 2017, 38(1): 236-245.

[6]COLA T, PAOLINI E, LIVA G, et al. Reliability options for data communications in the future deep-space missions. Proceedings of the IEEE, 2011, 99(11): 2056-2074.

[7]XU H Z, LI N, ZHAO K X, et al. Quasi-circular LDPC code ring structure analysis of 5G communication. Journal of Electronic Measurement and Instrumentation, 2019, 33(7): 50-55.

[8]GE G J, YIN L G. Design of multi rate fusion LDPC encoder for high speed satellite data transmission system. Journal of Tsinghua University (Science and Technology), 2016, 56(6): 656-660.

[9]Digital Video Broadcast-ing (DVB), Second Generation. (2020-11-20)[2021-10-15]. https://www.dvb.org/standards/dvb-s2.

[10]Standard for local and metropolitan area networks-part 16: air interface for fixed broadband wireless access systems. IEEE Standard 802.16-2004. US: IEEE, 2004.

[11]Standard for information technology-local and metropolitan area networks-specific requirements-Part11: wireless LAN medium access control (MAC) and physical layer (PHY) specifications, IEEE Standard 802.11n-2009. US: IEEE, 2009.

[12]YANG Y. Design and implementation of LDPC encoding and decoding algorithm based on 802.11ac. Xi’an: Xidian University, 2019.

[13]FENG S L. Research and implementation of LDPC decoding algorithm based on ZYNQ. Shijiazhuang: Hebei University of Science & Technology, 2020.

[14]HEO J, CHUGG K M. Optimization of scaling soft information in iterative decoding via density evolution methods. IEEE Transactions on Communications, 2005, 53(6): 957-961.

[15]CHEN Z K, ZHANG H S, LI L X, et al. Integer quantification of LDPC minimum sum decoding algorithm. Systems Engineering and Electronics, 2015, 37(10): 2371-2375.

[16]WANG H. Research and implementation of LDPC Decoding for 5G terminal simulator. Chongqing: Chongqing University of Posts and Telecommunications, 2020.

[17]LI H, GUO J, GUO C, et al. A low-complexity min-sum decoding algorithm for LDPC codes//IEEE 17th International Conference on Communication Technology (ICCT), Oct. 27-30, 2017, Chengdu, China. New York: IEEE, 2017, 102-105.

[18]ANGARITA F, VALLS J, ALMENAR V, et al. Reduced-complexity min-sum algorithm for decoding LDPC codes with low error-floor. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014, 61(7): 2150-2158.

[19]HAILES P, XU L, ROBERT G, et al. A survey of FPGA-based LDPC decoders. IEEE Communications Surveys & Tutorials, 2016, 18(2): 1098-1122.

[20]WANG R X, CHEN W G, HAN C C. Low-complexity encoder implementation for LDPC codes in CCSDS standard. IEICE Electronics Express, 2021, 18(9): 1-6.

[21]RICHARDSON T J, URBANKE R L. The capacity of low-density parity-check codes under message-passing decoding. IEEE Transactions on Information Theory, 2001, 47(2): 599-618.

[22]Tanner R. A recursive approach to low complexity codes. IEEE Transactions on Information Theory, 1981, 27(5): 533-547.

[23]ZHAO J G, ZARKESHVARI F, BANIHASHEMI A H. On implementation of min-sum algorithm and its modifications for decoding low-density Parity-check (LDPC) codes. IEEE Transactions on Communications, 2005, 53(4): 549-554.

[24]FOSSORIER M P C, MIHALJEVIC M, IMAI H. Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE Transactions on Communications, 1999, 47(5): 673-680.

[25]CHEN J, FOSSORIER M P C. Density evolution for two improved BP-Based decoding algorithms of LDPC codes. IEEE Communications Letters, 2002, 6(5): 208-210.

[26]CHENG K, SHEN Q, LIAO S k, et al. Implementation of encoder and decoder for LDPC codes based on FPGA. Journal of Systems Engineering and Electronics, 2019, 30(4): 642-650.

[27]LI J M, WANG G D, LIU M X, et al. Research on encoding and decoding algorithm of LDPC codes based CCSDS standard. Acta Electronica Sinica, 2020, 48(11): 2114-2121.


NMS译码算法中优化比例因子的FPGA LDPC译码器


李锦明, 张萍萍, 王兰珠, 王国栋


(中北大学 仪器与电子学院, 山西 太原 030051)


摘要:针对低密度校验码 (Llow-density parity-check, LDPC) 归一化最小和NMS (Normalized minimum sum) 译码算法中由于尺度因子的不确定性导致译码算法硬件实现困难的问题, 以空间数据系统协商委员会(CCSDS)标准中(8 177,7 154)近地空间LDPC码为研究对象, 提出了一种尺度因子可变的NMS译码算法, 它利用现场可编程门阵列(FPGA)的移位特性对校验节点的量化数据进行优化, 最终实现了LDPC译码器功能。 仿真和实验结果表明, 所设计的基于FPGA的LDPC译码器采用NMS译码算法中的变尺度因子提高了解码性能、 简化了硬件结构, 加快了收敛速度, 提高了纠错能力。 


关键词:LDPC码; NMS译码算法; 可变比例因子; 量化


引用格式:LI Jinming, ZHAGN Pingping, WANG Lanzhu, et al. An FPGA-based LDPC decoder with optimized scale factor of NMS decoding algorithm. Journal of Measurement Science and Instrumentation, 2022, 13(4): 398-406. DOI: 10.3969/j.issn.1674-8042.2022.04.003



[full text view]