Jongsik PARK . Jeonhak MOON, Seongsoo LEE
School of Electronics Engineering, Soongsil University, Seoul, Korea
Abstract— This paper proposes an efficient H.264/AVC entropy decoder. It requires no ROM/RAM fabrication process that decreases fabrication cost and increases operation speed. It was achieved by optimizing lookup tables and internal buffers, which significantly improves area, speed, and power. The proposed entropy decoder does not exploit embedded processor for bitstream manipulation, which also improves area, speed, and power. Its gate counts and maximum operation frequency are 77515 gates and 175MHz in 0.18um fabrication process, respectively. The proposed entropy decoder needs 2303 cycles in average for one macroblock decoding. It can run at 28MHz to meet the real-time processing requirement for CIF format video decoding on mobile applications.
Keywords- video coding, H.264/AVC, entropy coding, variable length coding, CAVLC
Manuscript Number: 1674-8042(2010)supp.-0143-04
dio: 10.3969/j.issn1674-8042.2010.supp..39
References
[1]Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, 2003. Draft ITU-T Recommendation and Final Draft In-ternational Standard of Joint Video Specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC), JVTG050.
[2]Alle, M., Biswas, J., Nandy, S.K., 2006. High Performance VLSI Architecture Design for H.264 CAVLC Decoder. IEEE International Conference on Application-specific Systems, Architectures and Processors, Colorado, USA. p.317-322.
[3]Oh, M.S., Lee, W.J., Kim, J.S., 2007, DESIGN OF HIGH SPEED CAVLC DECODER FOR H.264/AVC. IEEE Workshop on Signal Processing Systems, Shanghai, China. p.325-330
[4]Chang, H.C., Lin, C.C., Guo, J.I., 2005. A Novel Low-Cost High-Performance VLSI Architecture for MPEG-4 AVC/H.264 CAVLC Decoding. IEEE International Symposium on Circuits and Systems, Kobe, Japan. 6:6110-6113.
[5]Lee, D.J., Jeong, Y.J., 2005. VLSI architecture design of CAVLC entropy encoder/decoder for H.264/AVC. Journal of Korea Information and Communications Society, 30(5C): 371-381:
[6]Horowitz, M., Joch, A., Kossentini, F., Hallapuro, A., 2003. H.264/AVC Baseline Profile Decoder Complexity Anal-ysis. IEEE Transactions on Circuits and Systems for Video Technology, 13(7):704-716
[full text view]
