此页面上的内容需要较新版本的 Adobe Flash Player。

获取 Adobe Flash Player

High-speed broadband data acquisition system based on FPGA

 

LIU Jun-zhi (刘军智)

 

Science and Technology on Electronic Test & Measurement Laboratory, Qingdao 26 6555, China

 

Abstract: A field-programmable gate array (FPGA) based high-speed broadband dat a acquisition system is designed. The system has a dual channel simultaneous ac quisition function. The maximum sampling rate is 500 MSa/s and bandwidth is 200 MHz, which solves the large bandwidth, high-speed signal acquisition and process ing problems. At present, the data acquisition system is successfully used in br oadband receiver test systems.

 

Key words: high-speed data acquisition; FPGA; wideband; cross collection; data combination

CLD number: TP274+.2 Document code: A

Article ID: 1674-8042(2013)03-0223-05 doi: 10.3969/j.issn.1674-8042.2013.03.005

References

[1] ZUO Zhen-ping, LI Li-gong. Digital communication measuring instruments. Beij ing: the People's Posts and Telecommunications Press, 2007: 434-435.
[2] ADI University Programs. High-speed design technology. Beijing: Publishing H ouse of Electronics Industry, 2010: 123-158.
[3] YANG Xiao-niu, LOU Yi-cai, XU Jian-liang. Software radio principles and appl ication. Beijing: Publishing House of Electronics Industry, 2001: 83-173.
[4] Giannonea L, Cernab M, Colec R, et al. Data acquisition and real-time signal processing of plasma diagnostics on ASDEX upgrade using LabVIEW RT. Fusion Engi neering and Design, 2010, 85: 303-307.
[5] POZNIAK K T. FPGA-based specialized trigger and data acquisition systems for high-energy physics experiments. Measurement Science and Technology, 2010, 21(6 ): 26-29.
[6] Analog Devices. Analog devices (ADI) AD5446 user manual. 2012.
[7] WANG Zhen-hong. FPGA development and application. Beijing: Tsinghua Universi ty Press, 2010: 1-47.
[8] LIU Hai-bo, LONG Teng, ZENG Da-zhi. Design of a two-channel ultra high frequ ence data acquisition system based on FPGA. In: Proceedings of 2006 CIE Internat ional Conference on Radar, London, 2007: 1263-1268.
[9] Xilinx Inc. Virtex-5 libraries guide for schematic designs. UG622(v12.2). 20 10.
[10] ZHANG Bao-feng, WANG Ya, ZHU Jun-chao. Design of high speed data acquisitio n system based on FPGA and DSP. In: Proceedings of International Conference on A rtifical Intelligence and Education, Hangzhou, China, 2010: 132-135.
[11] Baklouti M, Aydi Y, Abi M. Scalabie mpNoC for massively parallel-design and implementation on FPGA. Journal of Systems Architecture, 2010, 56(7): 9-15.
 

 

[full text view]