此页面上的内容需要较新版本的 Adobe Flash Player。

获取 Adobe Flash Player

Review of satellite disciplined clock system

 

SHAN Qing-xiao (单庆晓), YANG Jun (杨俊)

 

(Mechatronic and Automation School, National University of Defense Technology, Changsha 410073, China)

 

Abstract:Satellite disciplined clock system (SDCS) composed of satellite timing receiver and local frequency synthesis is widely applied for its high accuracy and low cost. This paper provides a review of SDCS. Key technologies such as phase difference measurement, pulse noise process and frequency calibration are surveyed in detail. Disciplined clock model based on PI controller is built and disciplined process is analyzed. The methods of realizing the disciplined clock circuit are classified and summarized. A prototype based on FPGA is proposed. At last development trend of SDCS is discussed.

 

Key words:GPS (global positioning system); Beidou system; satellite disciplined clock; timing; frequency calibration

 

CLD number: P228.41 Document code: A

 

Article ID: 1674-8042(2012)01-0051-06  doi: 10.3969/j.issn.1674-8042.2012.01.011

 

References

 

[1] Kaplan E D.  GPS principle and application. 2nd ed. Beijing: Publishing House of Electronics Industry, 2002.
[2] TAN Shu-sheng. Satellite navigation and position. Beijing: National Defense Industry Press, 2006.
[3] MA Xu, QU Wen-ke, HAN Yu-hong, et al. Analysis and evaluation of the tim ing prec ision of a satellite navigation system. Telecommunication Engineering, 2007, 47(2): 112-115.
[4] SUN Jie, PAN Ji-fei. Methods of high precision time -interval measurement. Computer Measurement & Control, 2007, 15(2): 145-148.
[5] Ruot salainen E R, Rahkonen T, Kostamovaara J. Time interval measurements using time-to-voltage conversion with built in dual-slope A/D conversion. Proc. of IEEE Symposium on Circuits System, 1991: 2573-2576.[6] Kalisz J, Pawlowski M, Pelka R. Error analysis and design of t he Nutt time-interval digitizer with picosecond resolution. Journal Physics E: Scientific Instruments, 1987, 20: 160-171.
[7] Kalisz J, Szplet R, Pelka R. Single-chip interpolating time counter with 200ps resolution and 43s range. IEEE Trans. on Instrumentation and Measurement, 1997, 46(4): 851-856.
[8] Szplet R, Kalisz J, Szymanowski R. Interpolating time counter with 100ps resolution on a single FPGA device. IEEE Trans. on Instrument and Measurement, 2000, 49(4): 879-883.
[9] YANG Xu-hai, ZAI Hui-sheng, HU Yong-hui, et al. Study on GPS disciplined Rb clock based on new frequency accuracy measurement algorithm. Chinese Journal of Scientific Instrument, 2005, 26(1): 41-44.
[10] LI Zhan, ZHANG Yin, ZHOU Wei. Frequency calibrating based on microchip controller and GPS signal. Journal of Time and Frequency, 2005, 28(1): 68-75.
[11] LIU Chun-ping, AN He-nan, ZHANG Deng-guo. A high precise GPS/GLONASS synchronization clock PLL. Telecom Technology, 2002, 5: 24-26.
[12] XIE Qiang, QIAN Guang-di. Design and realization of high precise frequency source based on timing GPS. Industrial Control Computer, 2007, 20(3): 15-16.
[13] ZENG Xiang-jun, YIN Xiang-gen, LIN Gan, et al. Ocxo synchronize to GPS signal to generate high accuracy clock. Automation of Electric Power Systems, 2003, 27(8): 49-53.
[14] GUO Xiang-yang, ZHAO Zheng-jie. The Implementation of an Adaptive and Tame Rubidium Clock. Journal of Spacecraft TT&C Technology, 2006,25(4): 83-86.
[15] ZENG Xiang-jun, YIN Xiang-gen, Lin Gan, et al. Methods for monitoring and correcting gps-clock. Journal of the Chinese Society for Electrical Engineering, 2002,22(12): 41-46.
[16] ZHOU Wei, WANG Hai. Development of the measurement and control technique in time and frequency. Journal of Time and Frequency, 2003, 26(2): 88-94.
[17] TANG Hong, SHAN Qing-xiao, HE Qing. The design and implement of GPS pulse per second disciplines high stable voltage controlling crystal oscillator based on PI adjust. Journal of Test and Measurement Technology, 2011, 25(2): 128-132.
[18] DANG Xiao-yuan, SHAN Qing-xiao, XIAO Chang-yan, et al. Research on voltage-controlled crystal oscillator calibration based on GPS&BD double time service. Computer Measurement & Control, 2009,17(11): 2246-2248.
[19] YANG Jin-tao, SHAN Qing-xiao, XIAO Chang-yan, et al. Design of network time synchronization system based on network satellite disciplined clock. Computer System & Application, 2011, 20(2): 94-86.
[20] GUO Bin, SHAN Qing-xiao, Xiao Chang-yan, et al. Study of Bei-dou and GPS dual- mode synchronization technology for electric power system clock. Computer Measurement & Control,  2011,19(1): 139-141.
[21] SHAN Qing-xiao,TANG Hong,HE Qin. Timing accuracy analysis of height used as virtual satellite in COMPASS and CAPS system. Journal of Astronautics, 2011, 32(4): 802-807.

 

[full text view]